

# UNITED STATES PATENT AND TRADEMARK OFFICE

UNITED STATES DEPARTMENT OF COMMERCE United States Patent and Trademark Office Address: COMMISSIONER FOR PATENTS P.O. Box 1450 Alexandria, Vignina 22313-1450 www.uspto.gov

APPLICATION N	O. I	FILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO
09/716,843		11/17/2000	Kouichi Ikeda	A-382WOC	8226
802	7590	06/27/2003			
	T AND W		EXAMINER		
SUITE 11			KEBEDE, BROOK		
PORTLAND, OR 97204				ART UNIT	PAPER NUMBER
				2823	
			DATE MAIL ED: 06/27/2003		

Please find below and/or attached an Office communication concerning this application or proceeding.

	,	Application No.	Applicant(	s)
,			IKEDA ET	•
•	Office Action Summary	09/716,843 Examiner	Art Unit	
	,	Brook Kebede	2823	
	The MAILING DATE of this communication			nce address
Period fo				
THE - Exte after - If the - If NO - Failt - Any	ORTENED STATUTORY PERIOD FOR MAILING DATE OF THIS COMMUNICA nations of time may be available under the provisions of SIX (6) MONTHS from the mailing date of this communical period for reply specified above is less than thirty (30) of period for reply is specified above, the maximum statuture to reply within the set or extended period for reply will reply received by the Office later than three months after end patent term adjustment. See 37 CFR 1.704(b).	ATION.  37 CFR 1.136(a). In no event, however, cation.  ays, a reply within the statutory minimun ory period will apply and will expire SIX (  b, by statute, cause the application to bec.	may a reply be timely filed  n of thirty (30) days will be conside  6) MONTHS from the mailing date ome ABANDONED (35 U.S.C.§	of this communication. 133).
1) 🖂	Responsive to communication(s) filed	on 07 April 2003 .		
2a)⊠	•	) This action is non-final.		
3)	Since this application is in condition for	· <del></del>	al matters, prosecution a	s to the merits is
,—	closed in accordance with the practice ion of Claims			
4)⊠	Claim(s) 5,6,8 and 9 is/are pending in	the application.		
	4a) Of the above claim(s) is/are	withdrawn from consideratio	n.	
5)	Claim(s) is/are allowed.			
6)⊠	Claim(s) <u>5,6,8 and 9</u> is/are rejected.			
7)	Claim(s) is/are objected to.			
	Claim(s) are subject to restriction	n and/or election requiremen	nt.	
	ion Papers	•		
	The specification is objected to by the E		hadha Farasiana	
10)	The drawing(s) filed on is/are: a)	_ · · · · ·	•	05/->
11)[]	Applicant may not request that any object The proposed drawing correction filed or	*··		• •
' '/-	If approved, corrected drawings are requi			Examiner.
12)	The oath or declaration is objected to by	· •	•	
	under 35 U.S.C. §§ 119 and 120	y the Examiner.		
•	Acknowledgment is made of a claim fo	r foreign priority under 25 LL	S.C. & 110(a) (d) ar (f)	
• —	□ All b)    □ Some * c)    □ None of:	r loreign priority under 55 O.	3.C. 9 119(a)-(u) 01 (1).	
a)	<u> </u>	cuments have been received	4	
	<ol> <li>Certified copies of the priority do</li> <li>Certified copies of the priority do</li> </ol>			
	3. Copies of the certified copies of			
* (	application from the Internati See the attached detailed Office action f	onal Bureau (PCT Rule 17.2	!(a)).	allonal Stage
14) 🔲 /	Acknowledgment is made of a claim for	domestic priority under 35 U	.S.C. § 119(e) (to a prov	isional application).
	a) $\square$ The translation of the foreign langu Acknowledgment is made of a claim for	• .		ı <b>.</b>
Attachmer	nt(s)			
2) Notice	ce of References Cited (PTO-892) ce of Draftsperson's Patent Drawing Review (PTC mation Disclosure Statement(s) (PTO-1449) Pape	-948) 5) No	erview Summary (PTO-413) Pa ice of Informal Patent Applica er:	
S. Patent and 1	rademark Office	·		<u> </u>

Application/Control Number: 09/716,843

Art Unit: 2823

#### **DETAILED ACTION**

#### **Priority**

1. Receipt is acknowledged of papers submitted under 35 U.S.C. 119(a)-(d), which papers have been placed of record in the file.

## Claim Rejections - 35 USC § 112

- The following is a quotation of the second paragraph of 35 U.S.C. 112:
   The specification shall conclude with one or more claims particularly pointing out and distinctly claiming the subject matter which the applicant regards as his invention.
- 3. Claims 5, 6, 8 and 9 are rejected under 35 U.S.C. 112, second paragraph, as being indefinite for failing to particularly point out and distinctly claim the subject matter which applicant regards as the invention.

Claim 5 recites the limitation "wherein said plurality of semiconductor chips are divided into first groups made of four pieces if four pieces are determined to be possible to form a group as a result of said step of carrying out a quality test, but wherein said chips are divided into second groups made of two pieces if four pieces are determined to be not possible to form a group as a result of said step of carrying out a quality test but if two pieces are determined to be possible, and wherein said chips are divided into third groups made of one piece if neither four pieces nor two pieces are determined to be possible to form a group as a result of said step of carrying out a quality test but if one piece is determined to be possible as a result of said quality test" in lines 11-23.

However the recited claimed limitation lacks clarity in its meaning and scope because it is not clearly since applicant use an "if" statement the result "then" is missing as result of execution the task. In addition, the limitation "to be possible" also lacks clarity because it is not

Page 3

certain whether the determination is made to choose the selection of division of the chips.

Therefore, the recited claim limitation is indefinite for failing to particularly point out and distinctly claim the subject matter which applicant regards as the invention.

Claim 8 recites the limitation "wherein said plurality of semiconductor chips are divided into first groups made of four pieces if four pieces are determined to be possible to form a group as a result of said step of carrying out a quality test, but wherein said chips are divided into second groups made of two pieces if four pieces are determined to be not possible to form a group as a result of said step of carrying out a quality test but if two pieces are determined to be possible, and wherein said chips are divided into third groups made of one piece if neither four pieces nor two pieces are determined to be possible to form a group as a result of said step of carrying out a quality test but if one piece is determined to be possible, after said quality test is carried out" in lines 15-27.

However the recited claimed limitation lacks clarity in its meaning and scope because it is not clearly since applicant use an "if" statement the result "then" is missing as result of execution the task. In addition, the limitation "to be possible" also lacks clarity because it is not sure whether the determination is made to choose the selection of division of the chips.

Therefore, the recited claim limitation is indefinite for failing to particularly point out and distinctly claim the subject matter which applicant regards as the invention.

### Claim Rejections - 35 USC § 102

- 4. The following is a quotation of the appropriate paragraphs of 35 U.S.C. 102 that form the basis for the rejections under this section made in this Office action:
  - (e) the invention was described in (1) an application for patent, published under section 122(b), by another filed in the United States before the invention by the applicant for patent or (2) a patent granted on an application for patent by another filed in the United States before the invention by the applicant for patent, except that an

Application/Control Number: 09/716,843

Art Unit: 2823

international application filed under the treaty defined in section 351(a) shall have the effects for purposes of this subsection of an application filed in the United States only if the international application designated the United States and was published under Article 21(2) of such treaty in the English language.

5. Claims 5, 6, 8, and 9 are rejected under 35 U.S.C. 102(e) as being anticipated by Cockerill et al. (US/5,786,237).

Re claim 5, Cockerill et al. disclose a method for manufacturing the semiconductor device, comprising: a step forming a plurality of identical semiconductor chips on a semiconductor wafer (see Fig. 1); a step of carrying out a quality test for each of a plurality of said semiconductor chips formed on said semiconductor wafer (see Fig. 6); and a step of dividing one or a plurality pieces of said semiconductor chips on the basis of a result of said quality test, wherein said plurality of semiconductor chips are divided into first groups made of four pieces if four pieces are determined to be possible to form a group as a result of said step of carrying out a quality test, but wherein said chips are divided into second groups made of two pieces if four pieces are determined to be not possible to form a group as a result of said step of carrying out a quality test but if two pieces are determined to be possible, and wherein said chips are divided into third groups made of one piece if neither four pieces nor two pieces are determined to be possible to form a group as a result of said step of carrying out a quality test but if one piece is determined to be possible as a result of said quality test (see Figs. 1-7; Col. 3, line 21 – Col. 4, line 62).

Re claim 6, as applied to claim 5 above, Cockerill et al. disclose all the claimed limitations including the limitation wherein said semiconductor chips are memory chips (see Figs. 1-7; Col. 3, line 21 – Col. 4, line 62).

Re claim 8, Cockerill et al. disclose a method for manufacturing the semiconductor device, comprising: a step forming a plurality of identical semiconductor chips on a semiconductor







Art Unit: 2823

wafer (see Fig. 1); a step of carrying out a quality test for each of a plurality of said semiconductor chips formed on said semiconductor wafer; a step of carrying out wiring, resin sealing and terminal formation on the semiconductor chips formed on the semiconductor wafer (see Fig. 6); and a step of dividing one or a plurality pieces of said semiconductor chips on the basis of a result of said quality test, wherein said plurality of semiconductor chips are divided into first groups made of four pieces if four pieces are determined to be possible to form a group as a result of said step of carrying out a quality test, but wherein said chips are divided into second groups made of two pieces if four pieces are determined to be not possible to form a group as a result of said step of carrying out a quality test but if two pieces are determined to be possible, and wherein said chips are divided into third groups made of one piece if neither four pieces nor two pieces are determined to be possible to form a group as a result of said step of carrying out a quality test but if one piece is determined to be possible, after said quality test is carried out (see Figs. 1-7; Col. 3, line 21 – Col. 4, line 62).

Re claim 9, as applied to claim 8 above, Cockerill et al. disclose all the claimed limitations including the limitation wherein said semiconductor chips are memory chips (see Figs. 1-7; Col. 3, line 21 – Col. 4, line 62).

#### Response to Arguments

6. Applicants' arguments filed on April 7, 2003 have been fully considered but they are not persuasive.

With regard the IDS, applicants are need to submit a new PTO-1449 for Examiner to consider it, since the previous PTO-1449 has been crossed-out.

Page 6

Application/Control Number: 09/716,843

Art Unit: 2823

With regard art rejection of claims 5, 6, 8, and 9, applicants argued that "While the Cockerill et al. document does mention dividing into 1x4 or 1x3 or 1x2 or 1x1, it does not specifically states that it would make the division as a result of the testing as does applicant ..."

In response to the applicants' argument, the Examiner respectfully submits that such an argument is not commensurate with the scope of the claims, in particularly, as stated above. The examiner respectfully submits that Cockerill et al. disclose all the claimed limitations as applied herein above. While applicants are admitting that Cockerill et al. disclose dividing of the chips into 1x4 or 1x3 or 1x2 or 1x1, applicants are denying the testing process that leads to the division of the chips into 1x4 or 1x3 or 1x2 or 1x1. The Examiner respectfully submits that Cockerill et al. disclose testing the chip and determining of the dicing (dividing) pattern as result of the test (see Fig. 6).

Therefore, the rejection of claims 5, 6, 8 and 9 under 35 U.S.C. 102 is deemed proper.

### Conclusion

7. Applicant's amendment necessitated the new ground(s) of rejection presented in this Office action. Accordingly, **THIS ACTION IS MADE FINAL**. See MPEP § 706.07(a). Applicant is reminded of the extension of time policy as set forth in 37 CFR 1.136(a).

A shortened statutory period for reply to this final action is set to expire THREE MONTHS from the mailing date of this action. In the event a first reply is filed within TWO MONTHS of the mailing date of this final action and the advisory action is not mailed until after the end of the THREE-MONTH shortened statutory period, then the shortened statutory period will expire on the date the advisory action is mailed, and any extension fee pursuant to 37 CFR 1.136(a) will be calculated from the mailing date of the advisory action. In no event,

Application/Control Number: 09/716,843

Art Unit: 2823

however, will the statutory period for reply expire later than SIX MONTHS from the date of this

final action.

Correspondence

8. Any inquiry concerning this communication or earlier communications from the

examiner should be directed to Brook Kebede whose telephone number is (703) 306-4511. The

examiner can normally be reached on 8-5 Monday to Friday.

If attempts to reach the examiner by telephone are unsuccessful, the examiner's

supervisor, Olik Chaudhuri can be reached on (703) 306-2794. The fax phone numbers for the

organization where this application or proceeding is assigned are (703) 308-7722 for regular

communications and (703) 308-7722 for After Final communications.

Any inquiry of a general nature or relating to the status of this application or proceeding

should be directed to the receptionist whose telephone number is (703) 308-0956.

Brook Kebede

June 24, 2003

W. David Coleman

Page 7

Primary Examiner

Tech Center 2800